

<b>Notice of References Cited</b>		Application/Control No.	Applicant(s)/Patent Under Reexamination	
		10/693,075	SATAPATHY ET AL.	
Examiner Helen Rossoshek		Art Unit 2825	Page 1 of 1	

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-6,966,045	11-2005	Otaguro	716/18
*	B	US-6,651,235	11-2003	Dai et al.	716/7
*	C	US-6,453,454	09-2002	Lee et al.	716/11
*	D	US-6,260,177	07-2001	Lee et al.	716/2
*	E	US-6,014,506	01-2000	Hossain et al.	716/11
*	F	US-2004/0230933	11-2004	Weaver et al.	716/012
*	G	US-2003/0172045	09-2003	Rindner	707/1
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Kim et al., "Hierarchical LVS based on hierarchy rebuilding", 10-13 Feb. 1998, Design Automation Conference 1998. Proceedings of the ASP-DAC '98. Asia and South Pacific, Page(s):379 - 384
	V	Batra et al., "Hcompare: a hierarchical netlist comparison program", 8-12 June 1992, Design Automation Conference, 1992. Proceedings., 29th ACM/IEEE, Page(s):299 - 304
	W	Pelzet al., "Circuit comparison by hierarchical pattern matching", 11-14 Nov. 1991, Computer-Aided Design, Digest of Technical Papers., IEEE International Conference on, Page(s):290 - 293
	X	Daglio et al., "Building the hierarchy from a flat netlist for a fast and accurate post-layout simulation with parasitic components", 16-20 Feb. 2004, Design, Automation and Test in Europe Conference and Exhibition. Proceedings, Volume 3, Page(s):336

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.